

AMENDMENTS TO THE CLAIMS

1. (Currently Amended) A method for forming a passivation structure on a memory device with an interconnect structure thereon, comprising:

providing a plurality of metal interconnect structures;

forming a substantially planarized inter-layered dielectric layer covering the plurality of metal interconnect structures;

forming a passivation structure over the plurality of metal interconnect structures, wherein the passivation structure comprises a first dielectric layer and a silicon-oxy-nitride (SiO_xN_y) layer; and

forming a second dielectric layer over the surface of the passivation structure.

2. (Previously Presented) The method as claimed in claim 1, wherein the first dielectric layer is formed by depositing an HDP oxide over the plurality of metal interconnect structures with high density plasma chemical vapor deposition (HDPCVD).

3. (Original) The method as claimed in claim 2, wherein the thickness of the first dielectric layer is between 7000 to 10000Å.

4. (Original) The method as claimed in claim 1, wherein the second dielectric layer is formed by depositing phosphorous silica glass over the silicon-oxy-nitride layer with atmospheric pressure chemical vapor deposition (APCVD).

5. (Original) The method as claimed in claim 4, wherein the thickness of the second dielectric layer is between 8000 to 10000 Å.

6. (Original) The method as claimed in claim 1, wherein the silicon-oxy-nitride (SiO_xN_y) layer is formed by chemical vapor deposition.

7. (Original) The method as claimed in claim 1, wherein the thickness of the silicon-oxy-nitride (SiO_xN_y) layer is between 4000 to 7000 Å.

8. (Original) The method as claimed in claim 1, wherein the memory device is a flash memory device.

9. (Original) The method as claimed in claim 1, wherein the memory device is a mask ROM.

10. (Previously Presented) The method as claimed in claim 1, wherein the first dielectric layer is thicker than or equal to the silicon-oxy-nitride (SiO_xN_y) layer.

11. (Previously Presented) The method as claimed in claim 1, wherein at least one of the first dielectric layer, the silicon-oxy-nitride (SiO_xN_y) layer, or the second dielectric layer comprises a substantially planarized surface.

12. (Previously Presented) A method for forming a passivation layer on a memory device with an interconnect structure thereon, comprising the steps:

forming a first dielectric layer over the surface of the interconnect structure;

forming a silicon-oxy-nitride (SiO_xN_y) layer over the surface of the first dielectric layer;

and

forming a second dielectric layer over the surface of the silicon-oxy-nitride layer;

wherein the interconnect structure comprises a metal interconnect layer and a substantially planarized inter-layered dielectric layer covering the metal interconnect layer; and

wherein the memory device comprises a charge loss in a range of approximately 0.060 to 0.096 and a standard deviation in a range of approximately 0.108 to 0.047.

13. (Previously Presented) The method as claimed in claim 12, wherein the first dielectric layer is formed by depositing a HDP oxide over the interconnect structure with high density plasma chemical vapor deposition (HDPCVD).

14. (Previously Presented) The method as claimed in claim 13, wherein the thickness of the first dielectric layer is between 7000 to 10000Å.

15. (Previously Presented) The method as claimed in claim 12, wherein the second dielectric layer is formed by depositing phosphorous silica glass over the silicon-oxy-nitride layer with atmospheric pressure chemical vapor deposition (APCVD).

16. (Previously Presented) The method as claimed in claim 15, wherein the thickness of the second dielectric layer is between 8000 to 10000 Å.

17. (Previously Presented) The method as claimed in claim 12, wherein the silicon-oxy-nitride (SiO_xN_y) layer is formed by chemical vapor deposition.

18. (Previously Presented) The method as claimed in claim 12, wherein the thickness of the silicon-oxy-nitride (SiO_xN_y) layer is between 4000 to 7000Å.

19. (Previously Presented) The method as claimed in claim 12, wherein the memory device is a flash memory device.

20. (Previously Presented) The method as claimed in claim 12, wherein the memory device is a mask ROM.

21. (Previously Presented) The method as claimed in claim 12, wherein the first dielectric layer is thicker than or equal to the silicon-oxy-nitride (SiO_xN_y) layer.

22. (Previously Presented) The method as claimed in claim 12, wherein at least one of the first dielectric layer, the silicon-oxy-nitride (SiO_xN_y) layer, or the second dielectric layer comprises a substantially planarized surface.

23. (Cancelled)

24. (Currently Amended) The method as claimed in claim 123, wherein the substantially planarized inter-layered dielectric layer is made of a hydrogen blocking material.